In this paper, we propose a parametric model checking algorithm for a subclass of Timed Automata called Parametric Time-Interval Automata(PTIA). In a PTIA, we can specify upper-and lower-bounds of the execution time (time-interval) of each transition using parameter variables. The proposed algorithm takes two inputs, a model described in a PTIA and a property described in a PTIA accepting all invalid infinite/finite runs (called a never claim), or valid finite runs of the model. In the proposed algorithm, firstly we determinize and complement the given property PTIA if it accepts valid finite runs. Secondly, we accelerate the given model, that is, we regard all the actions that are not appeared in the given property PTIA as invisible actions and eliminate them from the model while preserving the set of visible traces and their timings. Thirdly, we construct a parallel composition of the model and the property PTIAs which is accepting all invalid runs that are accepted by the model. Finally, we perform the extension of Double Depth First Search(DDFS), which is used in the automata-theoretic approach to Linear-time Temporal Logic(LTL) model checking, to derive the weakest parameter condition in order that the given model never executes the invalid runs specified by the given property.
Introduction
In recent years, hardware/software systems have been widely used in the areas that high-reliability and realtimeliness are required, and the importance of system verification techniques have been increasing. One of the most important verification techniques is model checking [1] . As for real-time system verification, there exist some useful model checking tools [2, 3] . In such tools, the system models are described in Timed Automata [4] . A Timed Automaton is a state transition model with clock variables. However, in order to verify Timed Automata using such a tool, we have to fix various design parameters such as timeouts, delays, and so on, to specific values. If the desired property is not satisfied, we have to explore the appropriate values of the parameters by try and error using such a traditional model checking tools. In designing such a system containing design parameters, we would rather want to derive a condition of parameters (parameter condition) in order to satisfy the given property, and then fix the parameters to the values satisfying the derived parameter condition. Such a method to derive parameter condition is called parametric model checking [5] .
There exist some parametric model checking tools HyTech [7] , TReX [10] , and so on. However, they have some problems -termination of the procedure is not guaranteed, time and space complexity of the procedure tend to be extremely large if the numbers of states and parameters grow larger, and so on. One of the considerable approaches to such problems is restricting the expressing power of Timed Automata. Comparison between existing parametric model checking methods are summarized in Table 1 . For example, [6] proposed a parametric model checking algorithm in that both a model and a property are written in finite parametric timed automata (PTA) with one integer clock variable. Although the complexity issue is not discussed in [6] , their algorithm apparently runs in exponential time or greater. In [8] , a parametric model checking algorithm [6] finite PTA w/ one integer clock safety/reachability yes unknown (exponential or greater) finite PTA w/ one integer clock (never claim) yes unknown (exponential or greater) finite PTA w/ one integer clock no -Henzinger et.al. [7] parametric hybrid automaton safety/reachability no -Wang [8] timed automaton safety/reachability yes doubly exponential parametric timed CTL yes doubly exponential Wang [9] statically parametric automaton safety/reachability yes triply exponential parametric timed CTL yes triply exponential Annichini et.al. [10] PTA safety/reachability no -Nakata et.al. [11] periodic PTA safety/reachability yes doubly exponential real-time parametric CTL yes doubly exponential Bruyere et.al. [12] PTA w/ one integer clock safety/reachability yes unknown (exponential or greater) parametric timed CTL w/o equality in time constraints yes unknown (exponential or greater) Mori et.al. [13] concurrent periodic EFSMs safety/reachability yes doubly exponential real-time parametric CTL yes doubly exponential this paper finite/Büchi PTIA safety/reachability yes exponential finite/Büchi PTIA (never claim) yes exponential finite PTIA yes doubly exponential is proposed for non-parametric timed automata and timed and parametric extension of Computation Tree Logic(CTL). The algorithm of [8] is extended to statically-parametric automata in [9] , that is, timed automata having only static parameters (i.e. parameters which may affect whether a transition is on or off, but may not affect its execution time). However, both of [8] and [9] do not handle parameters written in a model and may affect the execution times of transitions. In [11] , a parametric CTL model checking method is proposed for periodic timed automata, which is forced to return to their initial states when some specified period has elapsed, and timing parameters can be written. Applicability of [11] is limited because of the restriction of the model. In [12] , the algorithm of [6] is extended to the parametric CTL model checking of PTA having only one integer clock variable. However, the time complexity is still exponential or greater (although not evaluated in [12] ). On the other hand, considering verification problems of web services or business process specifications [14, 15] , each system's behavior itself merely depends on timing of each transition. To guarantee the performance of such systems as well as its correctness, it is useful to derive a parameter condition of the execution time of each transition which ensures the entire performance of the system. In this case, it is sufficient to describe the time constraint of each transition in a form of a time interval containing parameter variables. According to [16] , the expressive power of such a restricted form of timing constraints is strictly less than traditional timed automata.
Therefore, in this paper, we propose a subclass of Timed Automata, Parametric Time-Interval Automata (PTIA in short), and propose a parametric model checking algorithm for PTIAs. Each transition condition of a PTIA does not depend on the execution time of past transitions. Thus, we naturally expect that the traditional (untimed) model checking methods can be easily applied with an appropriate extension. One of such traditional model checking methods is the automata-theoretic approach to Linear-time Temporal Logic(LTL) model checking [17] , [1, Chap. 9] . In the method of [17] , firstly, a Büchi automaton 1 accepting all the infinite sequences that violate the given LTL property is constructed. Secondly, the product automaton of the given model and the constructed Büchi automaton is constructed. The constructed product automaton accepts all the infinite sequences which is executable by the given model and violates the given property. Finally the emptiness of the accepting language of the product automaton is checked. The emptiness check of Büchi automata can be efficiently done by Double Depth First Search [18] , [1, Sect. 9 .3] (DDFS for short). If it is empty, then we can conclude that the given model does not violate the given LTL property. Otherwise, the accepting run of the product automaton is a counter-example (an evidence that the given model does not satisfy the given property).
In a non-parametric (traditional) model checking, it is sufficient to try to find one counter-example to check whether a given property is satisfied. However, it is not the case for parametric model checking. In parametric model checking, we must consider all possible cases to construct the parameter condition which makes the accepting language of the product automaton empty. Consider that there are two accepting runs for the Table 1 product automaton, and each run is executable at different parameter values. Then, the parameter condition in order not to satisfy the property is the disjunction of the parameter conditions each of which activates each accepting run. The parameter condition in order to satisfy the property is its negation. Therefore, in the parametric model checking, we must find all the accepting runs to construct the expected parameter condition. The proposed algorithm takes two inputs, a model described in a PTIA and a property described in a PTIA accepting all invalid infinite/finite runs (called a never claim [19] ), or valid finite runs of the model. The output of the algorithm is the weakest parameter condition, that is, the necessary and sufficient condition of parameters, in order that the given model satisfies the given property. In the proposed algorithm, firstly we determinize and complement the given property PTIA if it accepts valid finite runs. Secondly, we accelerate the given model, that is, we regard all the actions that are not appeared in the given property PTIA as invisible actions and eliminate them from the model while preserving the set of visible traces and their timings. Thirdly, we construct a parallel composition of the model and the property PTIAs which is accepting all invalid runs that are accepted by the model. Since the parallel composition of PTIAs does not always fall into the class of PTIAs, we show some sufficient conditions of the set of PTIAs whose parallel composition can be transformed into an equivalent single PTIA. Finally, we perform the extension of DDFS to derive the weakest parameter condition in order that the given model never executes invalid runs specified by the given property.
Class hierarchies for models and properties in Table 1 are shown in Figs. 1, 2, and 3. To the best of our knowledge, there are no parametric model checking algorithm that can handle the class of Büchi PTIAs as a property description language. The class of Büchi PTIAs is a proper superclass of Büchi automata, which is used by SPIN model checker [19] as a property description language. Therefore, our parametric model checking algorithm is a conservative extension of SPIN, that can handle a new class of models and properties. Although the time complexity of our method is exponential in the worst case even if the property is safety/reachability, it is not practically a serious problem in many cases since the size of the property PTIA is rather small compared to the model PTIA, and the number of states can be reduced by the proposed acceleration algorithm.
The rest of this paper is organized as follows. In Section 2, the proposed model is defined. In Section 3, the parametric model checking problem is formally defined and the overview of the proposed parametric model checking procedure is presented. In Section 4, we describe the method to determinize and complementing PTIAs Table 1 accepting finite sequences. In Section 5, the acceleration algorithm for PTIAs is described. In Section 6, we define a parallel composition of PTIAs, and give a sufficient condition for a set of PTIAs in order that their parallel composition is transformed into a single PTIA. In Section 7, we describe the extended DDFS algorithm to derive the weakest parameter condition that the set of accepting sequences of a given PTIA is empty. Finally, we conclude this paper in Section 8.
Preliminaries
A parametric time-interval automaton(PTIA) is a subclass of a parametric timed automaton [6] (PTA for short). At first, we recall the formal definition of PTAs. Let Act and V ar denote a set of actions and a set of variables, respectively. We denote the set of real-numbers by R and the set of non-negative real-numbers by R + . Let P red(V ar) denote the minimum set of formulas satisfying e1 ∼ e2 ∈ P red(V ar) for ∼∈ {<, ≤, >, ≥, =}, and if P, Q ∈ P red(V ar) then P ∧ Q ∈ P red(V ar) and P ∨ Q ∈ P red(V ar), where e1 and e2 are linear arithmetic expression (that is, only addition and subtraction are allowed) over variables in V ar and constants in R. −→ s j means that the action a can be executed from s i when the values of both clock variables and parameters satisfy the formula P (called a transition condition), and after executed, the state moves into s j and the clock variables in the set r are reset to zero. In any state s, the values of all the clock variables in C increase continuously at the same rate, representing the time passage.
Formal semantics of parametric timed automata is the same as that of parametric timed automata [6] , which is defined as follows.
The values of clocks and parameters are given by a function σ : (C ∪ P V ar) → R. We refer to such a function as a value-assignment. We represent a set of all value-assignments by V al. We write σ |= P if a formula P ∈ P red(V ar) is true under a value-assignment σ ∈ V al. The semantic behavior of a parametric timed automaton is given as a semantic transition system on concrete states. A concrete state is represented by (s, σ), where s is a control state and σ is a value-assignment. Let CS def = {(s, σ)|s ∈ S, σ ∈ V al} be a set of concrete states.
To define the semantic model of a PTA, we need the following definition:
Definition 2 Let σ + v and σ[r → 0] be the value-assignments derived from σ, which are defined as follows:
Formally, the semantic model for a PTA is defined as follows. 
Definition 3 The semantic model for a PTA w.r.t. a value-assignment
Now, we define PTIAs, a subclass of PTAs. Informally, the difference of a PTIA and a PTA is that, unlike a PTA, a PTIA has only one clock variable and the clock variable is always reset to zero at any transition. Since there is only one clock variable, the set of transition conditions P red(V ar) in PTAs is restricted to Intvl(V ar), the set of time-intervals using one clock variable.
Formally, a PTIA is defined as follows. Let Intvl(V ar) denote the minimum set of formulas satisfying
, where e1 and e2 are linear arithmetic expression (that is, only addition and subtraction are allowed) over variables in V ar \ {t} and constants in R, and t ∈ V ar is the clock variable representing the elapsed time since the latest visit of the current control state. Apparently, Intvl(V ar) ⊆ P red(V ar).
Definition 4 A parametric time-interval automaton M is a tuple S, {t}, P V ar, E, F, s init , where E ⊆ S × (Act ∪ {τ }) × Intvl(V ar) × S and the semantics of M is the same as the corresponding parametric timed automaton
If the timed LTS for a PTIA M is deterministic, that is, there are no two different concrete transitions
, we call M a deterministic PTIA. Otherwise, we call it a nondeterministic PTIA.
In the following, we define a timed weak transition relation for timed LTSs, that is, a transition relation where time is observable but internal actions are not observable.
Definition 5 A timed weak transition relation → w on states of a timed LTS CS, Act∪R
+ ∪{τ }, CE, (s 0 , σ 0 ) is defined as follows:
We define a run (execution sequence, or trace) of a PTIA M using timed weak transitions. 
Definition 6 1. A symbolic finite run π f of PTIA M is a finite sequence of transitions on M such that
π f = s a 1 @?[P 1 ] −→ s 1 · · · s n−1 a n @?t[P n ] −→ s n . A symbolic finite run π f is finitely accepting iff s n ∈ F .
We denote a set of all accepting symbolic finite run beginning with state s by
L M f (s). We abbreviate L f M (s init ) as L f M . 2. A concrete finite run π f (σ) of PTIA M and a value-assignment σ ∈ V al is a finite sequence of transitions on M such that π f (σ) = (s, σ) t1 −→ w a1 −→ w (s 1 , σ) · · · (s n−1 , σ) tn −→ w an −→ w (s n , σ). A concrete finite run π f (σ) is finitely accepting iff s n ∈ F .
We denote a set of all accepting concrete finite run beginning with state s and a value-assignment
σ ∈ V al by L M f (s, σ). We abbreviate L f M (s init , σ) as L f M (σ).
A symbolic infinite run π of PTIA M is an infinite sequence of transitions on
M such that π ω = s a1@?[P1] −→ s 1 · · · s n−1 an@?t[Pn] −→ s n · · ·. A
symbolic infinite run π is accepting iff for an infinite number of indices i, s i ∈ F . We denote a set of all accepting symbolic finite run beginning with state s by
If a PTIA is intended to accept finite runs, we call it a finite PTIA. Otherwise, we call it a Büchi PTIA. Note that only the difference of a finite PTIA and a Büchi PTIA is the interpretation of the acceptance conditions.
Equivalence of PTIAs is defined as follows:
To relate symbolic runs and concrete runs w.r.t. a given value-assignment σ, we define the following notations:
Then, we have the following proposition:
respectively). 2
We define the following operations on PTIAs: In this section, we first formalize the parametric model checking problem of PTIA, then give an overview of the procedure to solve the problem.
Problem Formulation
The formal definition of the parametric model checking problem of PTIA is as follows:
be a property written in a finite PTIA (or a Büchi PTIA, respectively). Parametric model checking problem is to derive the weakest parameter condition
where σ ∈ V al. Note that we call P is the weakest parameter condition iff Figure 4 : Example of Nondeterministic PTIA
Overview of Parametric Model Checking Procedure
Let M p be an input property described by either a Büchi PTIA M ω p accepting invalid infinite runs (called a never claim [19] ), or a finite PTIA M f p accepting invalid finite runs. Parametric model checking procedure is as follows:
Step 2. Replace all the actions of M which do not appear in M Step 4. Perform extended depth first search (see Section 7) on M ||M c p to derive the weakest parameter condition P .
Determinizing and Complementing PTIAs
Complementing a nondeterministic PTIA can be performed by first determinizing it using a small extension of the traditional subset construction method for finite automata[21, Chap. 1], and then complementing the set of accepting state F . Not every Büchi automaton, however, has an equivalent deterministic Büchi automaton. In this section, we only discuss complementing a finite PTIA.
Since a finite PTIA is different from a finite automaton in that PTIA has timed transition additionally, we need to take care of it in the determinization of PTIA. Indeed, if we only apply subset construction to PTIA for determinization, we will fail to get a deterministic PTIA.
Example 1 Fig. 4 shows a nondeterministic finite PTIA M ex , where we assume ∃t[P 1 (t) ∧ P 2 (t)]. In Fig. 4 and the following figures, a doubled circle represents an accepting state. Direct application of subset construction to M ex gives a deterministic PTIA M ex as shown in Fig. 5 . The concrete model for M ex , shown in Fig. 5 , has a false path executing the action β after some time passage satisfying P 2 and the action α.
2
To avoid this problem, we modify the given PTIA M = S, {t}, P V ar, E, F, s init to the PTIA M having only mutually exclusive or exactly the same transition conditions for multiple outgoing transitions of each state with the same action name by using the following transformation M = dj (M ): 
Intuitively, out(s, a) ⊆ E is the set of all outgoing transitions from the state s with the action a in M , and djout (out(s, a) ) is a recursive function that transforms the transition relations of out(s, a) into ones that any two transition conditions P i and P j in djout(out(s, a) 
(Proof ) Routine by induction w.r.t. the size of E . 2
Example 2
The resultant nondeterministic PTIA after applying dj() to M ex is depicted in Fig. 6 . We get a deterministic PTIA M ex shown in Fig. 7 by applying traditional subset construction. As in Fig. 8 Figure 6 : Applying Transformation dj() for Fig. 4 {s1} {s2,sf} The following proposition states that there is direct correspondence between nondeterministic branches in the concrete transition system of M and those in the symbolic transition system of dj(M ). 
Proposition 4 For any PTIA
By Theorem 1, we can determinize any finite PTIA M by applying transformation dj(M ) and then performing the subset construction. Complementing accepting states F of the resultant deterministic finite PTIA yields to M c , a complement PTIA of M . This discussion yields the following corollary: 
Corollary 1 For any finite PTIA M , there exists its complement PTIA
Example 3 The complement PTIA for Example 2 is shown in Fig. 9 . 2
Determinization may cause exponential blowup of the state space. However, in the procedure shown in Sect.3.2, only a property PTIA may be determinized and then complemented. From the observation that the size of a property PTIA may be rather small compared to a model PTIA in many cases, we think that this exponential blowup does not practically cause any serious problems in verification.
Accelerating PTIAs
In this section, we discuss an acceleration algorithm for parametric model checking on a single PTIA.
As in the partial order reduction[1, Chap. 10] to accelerate model checking, we introduce the notion of invisibility w.r.t. a given property. For example, if a property is described as "The execution time from action a to action b takes at most v time units", we regard a, b ∈ Act as visible actions and other actions as invisible (internal) action τ .
Intuitively, in order to preserve a property described by PTIA, it is sufficient to eliminate invisible actions in the model described by PTIA while preserving traces of visible actions and their execution time. To eliminate invisible actions while preserving the execution times of visible actions on M , we first map time constraints on M to actions on automata, and then apply the similar operations as those on regular expressions to sum up the time constraints of a consecutive sequence of invisible (internal) actions and a directly successing visible action, by regarding invisible actions on M as -transitions on automata. The formal definition of the transformation is as follows. −→ s , then P = Q, because if there are such transitions that P = Q, then we can merge them into s
Definition 12 For any P, Q ∈ Intvl(V ar),

Θ is a binary operator on Intvl(V ar) satisfying (P ΘQ)(t)
def = ∃t 1 , t 2 [P (t 1 ) ∧ Q(t 2 ) ∧ t = t 1 + t 2 ] 2. ξ k is a unary operator on Intvl(V ar) satisfying ξ k (P )(t) def = ∃t [t = k × t ∧ P (t )],
a@?t[P ∪Q]
−→ s while preserving the semantics.
In the sequel, we formally define a transformation Accel(M, s rip ) of a PTIA M to reduce the number of states of M by using the similar algorithm to derive a regular expression from a finite automaton described in Ref. [ 
The transformation made by Accel(M, s rip ) is illustrated in Fig. 10 
where N 0 is the set of all non-negative integers. Fig. 11 . 2
Example 4 An example of acceleration of a finite PTIA is shown in
Parallel Composition of PTIAs and Transformation to Single PTIA
In this section, we define a parallel composition of PTIAs and give a sufficient syntactic restriction in order that a parallel composition of PTIAs is converted into a single PTIA. The definition of a parallel composition is similar to the traditional timed automata [4] . The communication of PTIAs in the parallel composition is defined as follows: if one PTIA is ready to execute some (observable) action a and some other PTIAs can also execute a, it waits until all the other PTIAs are ready and then execute a simultaneously. Otherwise, it executes a independently. Formally, the parallel composition of PTIAs is defined as follows: Figure 12 : Parallel Composition of Figs. 9 and 11 . 
is defined by the following parametric timed automaton M = S, C, P V ar, E, F, s init such that
Then, construct a PTIA M = S, {t}, P V ar, E, F, s init such that S = S , F = F , s init = s init , and
We can easily prove that M is semantically equivalent to M since in M , the clock variables t 1 and t 2 are initially zeros and always reset to zeros simultaneously whenever some transition is executed. 
2 Fig. 12  2 7 Extended Double Depth First Search
Example 5 The parallel composition of Examples 3 and 4 are shown in
As described in Section 3.2, we need to extend DDFS to derive the weakest parameter condition in order that the set of accepting runs of the product Büchi PTIA is empty. We refer to the extended DDFS as EDDFS. 
EDDFS Algorithm
In the original DDFS, a hash table is used to reduce the search space and a stack is used to store the path from initial state to the reached accepting states in order to find a loop including the accepting state. This is based on the idea of reuse of the visited state information. On the other hand, we cannot take advantage of these techniques to reduce search space on the product Büchi PTIAs, even if we extend the hash and stack to store the parameter condition to obtain the parameter condition for executing the already visited paths. This is because we have to perform an exhaustive enumeration of paths. The original DDFS algorithm returns only yes or no for the given verification problem. Therefore, it is enough to check the existence or non-existence of an acceptance sequence on a product Büchi automaton. On the other hand, our aim is to derive the weakest parameter condition (WPC for short) from the given verification problem. In order to do so, we have to calculate the parameter condition representing the set of all parameter values that enable some acceptance sequence of the product Büchi PTIA, which turns to require an exhaustive enumeration of acceptance sequences. Besides, we cannot store WPC to a hash table and a stack, illustrated in the following example.
Suppose we extend the stack used in DFS by additionally storing the weakest parameter condition for each state in order to reach an accepting state. Let hash(s) be the stored weakest parameter condition for the state s. The result of the DFS started from s init and firstly visited the state B (A) is shown in Fig. 13 (Fig. 14,  respectively) . In Figs. 13 and 14, each P i represents the weakest parameter condition for executing each single transition. As illustrated in Figs. 13 and 14 , the original DDFS returns the wrong results in both of the cases, because the correct values for hash(A) and hash(B) are P 4 ∧ ((P 6 ∧ P 7 ) ∨ P 8 ) and P 3 ∧ ((P 5 ∧ P 8 ) ∨ P 7 ), respectively. This is because, unlike the simple reachability, WPC for each state generally depends on the paths it can be reached. The same is true for finding all the possible loops including some accepting state s f in order to derive WPC (illustrated in Fig. 15 ). Now we describe EDDFS algorithm in the following. 
Definition 16
The algorithm WPCDFS (M ) which takes a Büchi PTIA M as an input and returns the weakest parameter condition P is defined in Fig. 16 
otherwise.
The following lemma claims the correctness of WPCDFS 2 (). 
Lemma 1 For any
To claim the correctness of WPCDFS 1 (s, stack ), we define the following function g(M ):
(Proof Sketch) Since the necessity is trivial, we prove the sufficiency. Suppose 
The following lemma claims the correctness of WPCDFS 1 ().
Lemma 2 For any
Since WPCDFS (M ) = ¬WPCDFS 1 (s init , ∅) and Proposition 5 hold, we have the following corollary:
The proofs of Lemmas 1 and 2 are depicted in A. From Corollary 4 and the terminating property of the general depth first search algorithm, we obtain the following theorem. 
Restriction of EDDFS to Finite PTIAs
As for the case that the input property M p is given as a finite PTIA, we do not have to apply EDDFS, because we have only to enumerate all paths from the initial state to each reachable accepting state. The algorithm is, therefore, simplified to the following.
Definition 19
The algorithm WPCDFS f (M ) which takes a finite PTIA M as an input and returns the weakest parameter condition P is defined in Fig. 17 . 
Conclusion
In this paper, we proposed a subclass of timed automata called PTIA, which is still useful for describing some applications such as web service specifications. We have also proposed the parametric model checking method for PTIAs by extending some traditional algorithms for finite automata and the known efficient LTL model checking algorithm called double depth first search(DDFS). Similar to DDFS, the proposed EDDFS algorithm can be also applied to on-the-fly model checking [1, Chap.9] , that is, a parallel composition of PTIAs can be constructed on-the-fly during EDDFS, saving the size of memory where the constructed state space is stored.
If we consider parameter variables as constants, the class of PTIAs is a proper subclass of event-clock automata [22] . The class of event-clock automata is known as a determinizable subclass of timed automata. Thus, the determinization algorithm shown in Sect. 4 is essentially equivalent to [22] , although the determinization algorithm is not explicitly described in [22] . In [23] , the algorithm to remove epsilon transitions of event-clock automata is proposed. However, the acceleration algorithm shown in Sect. 5 is different from that of [23] . The acceleration algorithm presented in this paper is more efficient than that of [23] since our algorithm make use of the good properties of PTIAs at the expense of its expressive power. For example, unlike [23] , our acceleration does not increase the number of states. Similarly, the presented acceleration algorithm is the efficient subset of the partial order reduction for timed automata [24] , since only completely synchronous parallel compositions are considered in our acceleration. Note that the methods in [22, 23, 24] do not consider parameters.
The future work is to apply some practical examples to show the usefulness of the proposed method. It is also an interesting future work to investigate the expressive power of a parallel composition of PTIAs, and, if possible, extend the proposed method to apply the case that the parallel composition of PTIAs does not fall into a single PTIA.
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